has been demonstrated at room temperature, suggesting the GFET/ferroelectric-gate devices provide a promising high-sensitivity scheme for uncooled detection of electrical dipole dynamic switch.
Introduction
Graphene has remarkable electronic properties including high carrier mobility, broad-band optical transmittance, chemical inertness and mechanical flexibility, making it a promising candidate for electronic, photonic and optoelectronic applications. [1] [2] [3] [4] [5] [6] In particular, the single atomic layer structure of graphene implies graphene is an excellent sensor material with extremely high sensitivity. In field-effect device geometry, graphene illustrates high bipolar susceptibility to the gate electric field, which provides a unique sensing scheme for biosensing, 7, 8 chemical and gas sensing, 9 and photo-detection through ionic liquid gate mediated light-to-gate field coupling. 10 Among several characteristic directly associated to the sensor performance, dynamic response is an important parameter that defines quantitatively the speed and profile a sensor responds to the signal. Understanding the intrinsic as well as extrinsic mechanisms that affect the dynamic response of the graphene-based devices is hence essential to their applications in high speed devices such as memory devices employing a scheme of graphene field-effect transistors on ferroelectric gate (GFET/FE-gate). [11] [12] [13] In this type of devices, the "0" and "1"
states defined by values of the source-drain current I D in the GFETs, are manipulated by controlling the electric dipole switch in the FE-gate based on the intrinsic ferroelectric hysteresis.
The dynamic response of the I D therefore determines the operation speed as well as the yield of the memory devices. However, the dynamic response to the gate field in the GFET/FE-gate devices has not been studied systematically, primarily due to the difficulties associated to the co-existence of the anti-hysteresis induced by oxygen deficient surface layer of ferroelectric gates (For simplicity, "intrinsic ferroelectric hysteresis" will be used in the rest of the text) and extrinsic one caused by charged polar molecules adsorbed on graphene. 14 
Graphene fabrication and transfer
Graphene were grown at ~1000 o C in a chemical vapor deposition (CVD) system on commercial polycrystalline copper foils of 25 µm in thickness. Graphene sheets of typically 1x1 cm 2 in dimension were transferred onto the PLZT films using a modified procedure based on what we reported earlier. [26] [27] [28] In order to transfer the graphene films onto a PLZT thin film, polymethyl methacrylate (PMMA) was spin-coated on one side of the graphene sample before it was submerged in copper etchant (CE100) for removal of the copper foil. After this procedure was completed, the graphene samples were rinsed with deionized (DI) water for multiple times before being transferred onto PLZT thin films. This process is critical to eliminating surface contaminants on graphene which contribute partially to the extrinsic hysteresis in I D −V BG loops of GFET/PLZT-gate devices. After cleaning, the graphene sheets were suspended in DI water for transfer to solid surfaces. In particular, to transfer a thoroughly cleaned graphene sheet onto a PLZT film, the PLZT film was immerged into the DI water to engage one side of the suspended graphene. Lifting the graphene/PLZT film assembly out of the water was carried out carefully in order to smoothly engage the entire graphene sheet onto the PLZT surface. This step was found critical to thoroughly remove residues that can be trapped at the interface between graphene and PLZT and hence induce extrinsic effect to the GFET characteristics. After the transfer, the samples were baked in air at 150 o C for one hour to eliminate moisture, which was followed by immersing them in acetone in order to remove the PMMA on the graphene. Isopropyl Alcohol rinse was employed afterwards to remove residues on the surface of the graphene.
GFETs device fabrication and electrical transport measurement
Source and drain electrodes were defined in the first photolithography, which was followed with electron-beam evaporation of 2 nm titanium/88 nm of gold and liftoff. In the second photolithography, GFETs were defined and fabricated with reactive ion etch (RIE) in oxygen plasma at 20 W RF power. The oxygen partial pressure was 6.7 mTorr and the RIE time was 150
seconds. The GFETs devices investigated in this work have the same channel width and length of 20 μm. Special steps were employed in our graphene transfer process to avoid contact of graphene samples to any surfaces to minimize contamination of the graphene surface (see details in Experiment). In addition, the samples were kept in high vacuum better than 5×10 −6 Torr for extended period of more than 24 hours in our probe station before electrical transport measurements, which was found effective in eliminating contamination on graphene surface. to the opposite positions with V Dirac , F representing a more n-type doping state after the sample was in high vacuum for 3 days as shown in Figure 2d . An additional fundamental difference between these two cases is the occurrence of the hysteresis only when V BG, max is above V c in Figure 2d , which is anticipated from the appearance of the ferroelectric remnant polarizations when the applied electric field is above the coercive field. This result suggests the dominance of the extrinsic hysteresis mechanism before an extended vacuum "cleaning" was applied. This argument is supported by a transition between the two cases observed with increasing vacuum annealing time as illustrated in the hysteresis trend evolution from Figure 2a , through Figure 2b and 2c, and finally to Figure 2d . The fact that the extrinsic hysteresis could be reduced and ultimately removed by vacuum annealing implies that the molecules of contaminants adsorbed on graphene are most probably responsible for the extrinsic hysteresis in GFETs and also explains an unexpected hysteresis observed on GFET/SiO 2 -gate devices in air 14 . In this work, we have found that the vacuum annealing is effective to remove the extrinsic hysteresis and the removal is permanently by one-time extended pumping of 3 days in high vacuum. No extrinsic hysteresis was observed even if the GFET/PLZT-gate devices were measured again in air after the vacuum annealing, suggesting the adsorbed polar molecules responsible for the extrinsic hysteresis are most probably those from chemicals involved in graphene transfer and GFET-PLZT-gate device fabrication, rather than air molecules. While this extrinsic polar molecule effect may be eliminated through improvement of the graphene transfer and GFET fabrication processes, the result in this work has illustrated it can be effectively removed using a robust vacuum post-annealing process.
Results and discussion
To quantify the hysteresis of both the intrinsic and extrinsic origins, Figure 3a Although intrinsic, the ferroelectric PLZT gate induced an anti-hysteresis in the I D −V BG characteristic of the GFET/PLZT-gate devices, which has been reported previously on GFETs on other oxide ferroelectric gates. 12, 16, 17 The anti-hysteresis may be attributed to an surface oxygendeficient layer occurs on most oxide ferroelectric thin films. 29 In the absence of this interfacial layer, the polarization P at the graphene/FE-gate interface will be determined by the P−E curve measured on parallel plate capacitors ( Figure 4d ) at a given maximum applied voltage V BG, max .
As depicted schematically in Figure. S2c-g, the forward (backward) sweep of the V BG > V c generates an upward (downward) oriented P with positive charge (negative charge) at the graphene/FE-gate interface that makes GFET more n-doped (p-doped). The presence of the "intrinsic" oxygen-deficient surface layer of oxide ferroelectric films introduces an interface between graphene and FE-gate. 30 The oxygen vacancies in this interfacial layer behave like donor ions and such mobile charges could cause a transition from a p-type inside the film to ntype at the ferroelectric film surface. 31 In the ferroelectric thin film capacitors with metal/FE interfaces (such as graphene/PLZT) being included, a compensating double layer of space charges may form at the interface and its contribution has been confirmed by extrapolating the thickness of the FE layer to zero in the reciprocal capacitance vs FE thickness curve. insulating polymer ferroelectric PVDF gate. 11, 13 Interestingly, this oxygen-deficiency interfacial effect was found sensitive to device operation temperature and a transition from anti-hysteretic I D −V BG characteristic at high temperatures to hysteretic one was observed at 100 K for GFET/(Ba,Sr)TiO 3 -gate 16 and at 20 K for GFET/multilayer PbTiO 3 /SrTiO 3 -gate devices. 30 While protecting FE gate surface may have beneficial effects, eliminating the oxygen-deficient surface layer that is "intrinsic" to most ferroelectric oxides requires a systematic work. V locates in the range of V BG at 0 to −2.0V. A quantitative discussion will be given in Figure 5 .
The case of a pair of positive and negative pulses of the same amplitude applied to the PLZT gate may be viewed as a combination of the positive and negative pulse trains shown in Figure   4a and b.
Quantitatively, the increase in I D pulse amplitude is highly nonlinear in response to the linear increase of the V BG pulse amplitude. This is not surprising since PLZT, or ferroelectric materials in general, has strong nonlinear dielectric constant peaking at approximately zero field and decreasing monotonically with increaing applied electric field strength. 25 This agrees well with the reduced I D increase rate with increasing V BG pulse amplitude. The sensitivity of GFET to the PLZT polarization may be estimated from the detectable I D at the smallest V BG pulse amplitude, which increases monotonically with V SD . At V SD = 100 mV, it can detect I D at the V BG ~1 mV.
The surface polarization (P GFET ) on the PLZT-gate is estimated ~0.0034 µC/cm 2 from the I D −V BG characteristic on the GFET/PLZT-gate device, or an equivalent dipole density change of 212/µm 2 using the following Equation 1:
where L and W are the length and width of the graphene channel, respectively, and μ=87.5 cm 2 /Vs is the average charge mobility of graphene on PLZT. The P GFET value is substantially smaller than the polarization of P Cap =0.014 µC/cm 2 calculated from the P-E loops on PLZT capacitors shown in Figure 4d , which is not surprising considering the screening effect of the interfacial layer on a PLZT gate. Interestingly, the ratio P GFET /P Cap~2 4% in this work is consistent to the polarization ratio measured in PbZr 0. 
Conclusions
In conclusion, a vacuum annealing process has been developed to systematically remove 
